Voltage and Frequency Scaling (VFS) can effectively reduce energy consumption at system level. Most work in this field has focused on deadline-constrained applications with finite schedule lengths. However, in typical real-time streaming, processing is repeatedly activated by indefinitely long data streams and operations on successive data instances are overlapped to achieve a tight throughput. A particular application domain where such characteristics co-exist with stringent energy consumption constraints is baseband processing. Such behavior requires new VFS scheduling policies. This paper addresses throughput-constrained VFS problems for real-time streaming with discrete frequency levels on a heterogeneous multiprocessor.
INTRODUCTION
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An example is Software-Defined Radio (SDR) [17] , where baseband processing tasks run concurrently on an embedded multiprocessor. The radio is repeatedly activated by a periodic source and must keep up with its rate. Radios have three main stages: filtering, (de)modulation and (de)coding, as shown in Fig. 1 [9] . Iterations are overlapped to meet a tight throughput requirement, e.g., filtering of a new sample happens simultaneously with demodulation of a previous sample. Furthermore, cross-iteration data dependencies exist, i.e., data produced by one iteration can be required for the processing of another iteration.
In addition to the real-time requirements, transceivers require low-energy processing, as they typically run on batteryoperated devices. Voltage and Frequency Scaling (VFS) has been shown to be effective in reducing energy at system level by adjusting voltage and frequency [5] . However, VFS changes the execution times of tasks and thus affects the schedule. For transceivers, the challenge is to find a schedule that makes use of VFS to save energy, while meeting strict timing requirements.
There are three difficulties in performing VFS on streaming applications. First, since schedules are typically infinite, the problem size is by nature infinite. Second, because the schedule is overlapped, we must account for data dependencies both within and across iterations [16] . Last, we must handle both throughput and latency constraints.
In this paper, we address throughput-constrained VFS for hard real-time streaming applications, with discrete voltagefrequency levels, running on a heterogeneous multiprocessor.
We propose compile-time VFS [5] techniques, where settings are calculated off-line and applied at run-time according to a pre-calculated schedule. We neglect transition overheads when switching between voltage/frequency points, and focus on the unique features of streaming applications. Ignoring the transition overhead underestimates energy consumption, leading to sub-optimality. However, for our reference hardware, and for our target applications, this underestimation is low. On our reference modem, switching voltage-frequency levels from maximum to minimum takes 20ns. This is due to voltage ramping up/down, as frequency changes instantly by switching PLLs. This means that, pwe transition, the processor runs 20ns at the low frequency, while consuming energy at a higher voltage. In our experiments, all algorithms generated solutions with a low number of transitions per task. (in fact no more than two transitions in a single task were used, and a typical transceiver has between 9 and 20 tasks). Even pessimistically assuming consumption at maximum voltage during the transition, and two transitions per task, the total additional energy consumption per transition would be lower than 1% of the total energy consumption for our TDSCDMA receiver, and below 5% for our WLAN receiver, which has a particularly low absolute energy consumption per iteration when compared with other standards, due to its much faster rate. Moreover, our techniques can be extended with previous work [4] to account for transitions, at the cost of extra computational complexity.
We also neglect communication. However, our techniques can be extended to address it by adding communication tasks to the application graph. However, power models for such tasks must be provided.
We use Single-Rate Data Flow (SRDF) [7] to model streaming applications. SRDF can efficiently model and analyze the real-time behavior of a streaming application mapped onto a multiprocessor platform [9] . We determine VFS polices by generating Static Periodic Schedules (SPS) [9] , and a corresponding static periodic sequence of VFS operating points for each Voltage-Frequency Switch (VF-switch). We use SPS to reduce the problem from infinite to finite. For an SRDF graph, there is always a SPS that achieves the maximum attainable throughput [9] , thus guaranteeing that opting for SPS does not hinder us from achieving our throughput requirement. Cross-iteration data dependencies are modeled in SRDF by edges with delays [9] . Latency constraints can be modeled as additional precedence constraints on a throughput-constrained SRDF, as described in [9] . Thus, for the remainder of the paper we will talk only of the throughput constraint, but the reader should keep in mind that some of our benchmarks, such as WLAN, have stringent latency constraints that our solution meets, usign the latency modeling technique.
As the key contribution of this paper, we propose algorithms to perform VFS on streaming applications with infinite schedules, cross-iteration data dependencies, and hard latency and throughput requirements, assuming discrete VFswitches. We also show that it is desirable to directly address throughput-constrained VFS problems instead of adapting deadline-constrained VFS techniques.
We consider VFS problems for both multiprocessors using local VF-switches and a single, global VF-switch. This also allows us to compare energy savings between different hardware choices. We investigate the problem complexity of both variants. We solve continuous throughput-constrained VFS by formulating it as a convex program. Continuous VFS is not practical, but it provides an upper bound to the savings that can be obtained by VFS. The Discrete Local VFS problem is formulated as a Mixed Integer Linear Program (MILP), while its global counterpart is solved by a 3-stage heuristic incorporating MILP.
The remainder of the paper is organized as follows. Section 2 reviews related work. Section 3 provides preliminaries regarding SRDF, power modeling, and the target multiprocessor. Section 4 presents an example to illustrate the throughput-constrained VFS problem. Section 5 formalizes the throughput-constrained VFS problem. Sections 6 and 7 address respectively the continuous and discrete VFS variants with local VF-switches. Section 8 addresses discrete VFS with a global VF-switch. Section 9 reports and discusses our experiments. Section 10 concludes the paper.
RELATED WORK
There is a considerable amount of work on system level VFS. Yao et al. [20] proposed the first VFS approach which dynamically changes supply voltage over a continuous range. Andrei et al. [4] proposed an approach that optimally solves the VFS problem for multi-processors with imposed time constraints. They solve continuous VFS with a (polynomial complexity) convex program [13] , prove the discrete problem is strongly NP hard and formulate it as a MILP.
Only a few VFS techniques have been proposed for streaming applications. Xu et al [19] considers task mapping and scheduling, by explicitly constructing pipeline stages from the task graph and then performing VFS on all pipeline stages. This approach cannot address general deadline requirements, and optimality cannot be guaranteed for general task graphs. Liu et al [8] explicitly retime an acyclic task graph to construct loop kernels and then apply VFS to the loop kernel with the throughput constraint converted to a corresponding deadline constraint. It is not clear whether optimality of energy saving is lost with retiming. Moreover, this approach cannot optimally handle cross-iteration data precedences. Wang et al [18] propose a two stage approach to perform VFS for streaming applications. First, they use the same graph transformation as proposed in [8] . They then apply genetic algorithms to search for solutions. Their approach suffers from the same limitations as [8] . In conclusion, none of the existing work handles general constraints and cross-iteration data dependencies optimally.
The technique most similar to ours is proposed in [10] , where the VFS algorithm assigns a frequency to each task, and voltage is scaled continuously through a convex program with a throughput constraint. The algorithm is extended to handle discrete frequency levels by rounding up the results to a limited set of discrete frequencies. There are two problems with this approach. First, the assumption that frequency is proportional to dynamic voltage while performing VFS is unrealistic. Second, the handling of discrete frequency levels by rounding up the results of a continuous distribution can lead to a severe loss of energy savings, as we will show.
PRELIMINARIES
We now present our target platform, our data flow model for streaming applications, its timing properties, and the power model.
Target Platform
We consider heterogeneous multiprocessors, where both general purpose and application-specific cores have local memories and are connected along with peripherals (such as I/O ports) via a Network-On-Chip.
On our modem, the platform has 3 types of processors: Embedded Vector Processors (EVPs) [17] , Decoders and ARMs, each of which may have multiple instances, Formally, the multiprocessor (Π, F, p) has a processor set Π = {π0, π1, ...πm}, where πi is the i th processor in the platform. A set of frequency levels F is available to all processors. The valuation p stands for the power dissipation associated with a frequency level for each processor p : Π × F → R + 0 . Two variations of the architecture are considered. In the first, frequencies and voltages are managed by a local a VF-switch per processor. In the second, a single global VF-switch simultaneously shifts the VF level for all processors.
Data Flow Model
We use SRDF [7] to model real-time streaming applications. An SRDF application graph G = (V, E, d, t) is a directed graph . Nodes (actors) in V represent actual tasks and edges in E represent communication channels. Data is transported in discrete chunks, called tokens. An actor is enabled by the availability of one token on each of its incoming edges. An enabled actor can fire, consuming/producing from/to each of its input/output edges a single token. Actor firings are free from side effects. An iteration of the graph corresponds to one firing of every actor. Actors in a SRDF graph can be executed infinitely often. The valuation d : E → N0 represents the initial token distribution on an edge. Thus, d(i, j) represents the number of initial tokens (or delay) on edge (i, j). A SRDF is timed when the execution time of each actor is given by valuation t : V → R + . An edge (i, j) together with delay d(i, j) impose a precedence constraint [16] , which can be formalized as follows:
where s(j, k) and e(i, k − d(i, j)) represent the k th start time of node j and (k − d(i, j))th end time of node i, respectively.
For a timed SRDF graph G, the throughput of the system is given by the inverse of the Maximum Cycle Mean (MCM) [16] of G, defined as
where C(G) is the set of cycles in G, V (c) and E(c) are the sets of actor and edges traversed by cycle c.
To handle infinite schedules, we restrict ourselves to static periodic schedules, specified by a triple:
where π(i) and s(i) represent the processor where actor i is mapped and the start time of the first firing of actor i, respectively, and µ d stands for the SPS period. For SPS, strict periodicity is enforced by requiring that
An SPS period µ d for a SRDF is admissible only when µ d ≥ MCM [9] . Recall Equation 1, for SPS, the precedence constraint imposed by edge (i, j) becomes:
Given a SRDF graph, the precedence constraints introduced by a static ordering can be represented as additional edges ES in the graph, and ES E essentially implies the static ordering of task firings after scheduling. An example of a statically scheduled SRDF and its timing diagram are shown in Fig. 2 . The task graph ( Fig. 2(a) ) is scheduled onto two processors π1 and π2 and the scheduled SRDF (Fig. 2(b) ) is constructed, in which dotted edges represent ES. Fig. 2(c) shows the overlapped periodic scheduling diagram. Bullets(•) in graphs represent delays on edges.
... 
Power And Delay Models
In this paper, we only consider dynamic power, for which the standard model [5] is used:
where α models the circuit switching activity, C is the switched capacitance and v dd and f are the voltage and frequency levels, respectively. The voltage and frequency pair (v dd , f ) determines the execution mode of a processor. When performing VFS, v dd scales with f [5] , which is given by:
where v th is the switching threshold voltage of a transistor, δ reflects the charge velocity saturation imposed by the technology, and K represents a circuit dependent constant.
MOTIVATIONAL EXAMPLE
We demonstrate the influence of infinite overlapped scheduling and cross-iteration data dependencies on VFS by means of an example, where we estimate the energy consumption of an application in three cases. In the first, the processors always run at the highest frequency when active, and are switched off when not active (consume no energy). In the second, we adapt an existing deadline-constrained VFS policy [4] to our example. In the third, we directly address the infinite SPS, and consider cross-iteration precedence constraints when scaling voltage and frequency. For clarity, we assume throughput-constrained VFS with discrete frequency levels.
The hardware platform has three processors π1, π2 and π3, with their relevant parameters detailed in Table 1 . Two voltage-frequency levels are available to each. Power dissipations are made integer for simplicity sake. The virtual processor π virtual is used to map external non-scalable source tasks, and only the higher frequency is available to it. The processors need to execute tasks (S, A, B and C) with precedence relations shown in Fig. 3(a) . Task S is the external source. All others are processing tasks.
All tasks initially execute in the high power/frequency mode. Fig. 3(b) shows the SPS diagram before VFS. We convert the minimum throughput requirement to a maximum period requirement of 40µs. The total energy consumption per period of this schedule is the sum up of energy dissipation in each frequency level of all tasks E total = 2 + 3.2 + 0.6 = 5.8µJ (we assume processors consume no energy when inactive). For comparison purposes, we adapt an existing deadlineconstrained VFS policy [4] to our example. As mentioned, schedules for real-time streaming applications have infinite lengths and are often overlapped across successive iterations. Hence, traditional deadline-constrained VFS policies [4] cannot be directly applied because they are restricted to one iteration. To reduce the size of the VFS problem, from infinite to finite, we split the infinite schedules into minimum static periodic regions (blocked schedules) and then apply deadline-constrained VFS policies to the blocked schedule. The original period constraint can be converted into a deadline constraint for the blocked schedule. In Fig. 4 , we show how to adapt a deadline-constrained discrete VFS algorithm proposed in [4] for the example shown in Fig. 3 . First, since a blocked schedule is not available from the original schedule, the SRDF graph ( Fig. 3(a) ) is retimed. Retiming [22] redistributes the original tokens in a SRDF to improve blocked schedules. From this we obtain a blocked schedule, that can execute in a periodic fashion (Fig. 4(a) ). Since precedence relations for a blocked schedule can be rearranged within each block, a Direct Acylic Graph (DAG) (with zero execution time Begin and End nodes) is constructed from the original SRDF(for the minimum periodic region 80µs ∼ 120µs in Fig. 4(a) ). This DAG is then used as the input for VFS with a deadline constraint of 40µs. In the result, task A and task C extend execution times to 20µs and 40µs, respectively. Task B is not scaled. The total energy consumption for one period is E total = 1.2+3.2+0.54 = 4.94µJ. However, by directly addressing the infinite SPS and complying to cross-iteration precedence constraints stated in Equation 5 , we can get the optimal scaling results meeting the period constraint of 40µs. As is shown in Fig. 5 , after scaling, task A and task B have the new execution times as 20µs and 30µs. The total dissipated energy per period is E total = 1.2 + 2.6 + 0.6 = 4.4µJ. = 9.3% compared to an adapted deadlineconstrained VFS algorithm. The fundamental reason is that in any valid schedule (e.g. a SPS) for streaming applications, static slack exists across iterations due to the cross-iteration precedence constraints. Though we can unfold 1 the SRDF to let a deadline-constrained VFS approach handle schedules with multiple iterations to explore more static slack, the throughput-constrained VFS problem cannot be solved optimally in this way since cross-iteration static slack still exists after unfolding. Hence, we need algorithms that directly address throughput-constrained VFS.
PROBLEM FORMULATION
Our VFS techniques assume that task-to-processor mapping and static ordering of tasks per processor have already been performed by a scheduling flow such as the one proposed in [9] .
As already discussed, streaming applications are different from deadline-constrained applications in 3 aspects: infinitely overlapped schedule, cross iteration data dependencies and both throughput and latency constraints. We use static periodic schedules to reduce the problem size from infinite to finite. Furthermore, cross-iteration data dependencies are naturally represented by edges with delays in SRDF, as demonstrated in Equation 5 . To cope with deadline we explicitly express deadline (latency) constraints in terms of the throughput constraint in a SRDF model [9] by performing a graph transformation described in [9] .
We now define the Throughput-Constrained VFS (TC-VFS) problem. and a heterogeneous multiprocessor (Π, F, p) are given. The multiprocessor can be a multi-clock domain platform with local VFswitches or a single clock domain platform with a global VFswitch. The frequency levels F can have any arbitrary value in a fixed range or just have a limited number of discrete values. All task execution times are given for the base frequency f b ∈ F . For each task i ∈ V , the clock cycles count can be calculated as nc(i) = t(i) × f b . A set of external source tasks VS ⊂ V are not scalable in terms of execution time, and a subset of the processors, ΠS ⊂ Π (used to map the external sources), are assumed to consume zero power. Task mapping is represented as π : V → Π and static ordering represented as σ : Π → α n , where α n = [i1, i2, ..., in] is the set of actor firing sequences of a processor, and i1, i2, ..., in ∈ V . Both task mapping and ordering are given a priori. The problem is finding a static periodic schedule with scaled task execution times using VFS, such that total energy consumption is minimized under the throughput requirement. The solution to each VFS variant is a static periodic schedule of voltage-frequency points for each VF-switch in the system and a static periodic schedule {π(i), s(i), µ d } with scaled task execution times with period µ d .
In this paper, we study three variants of TC-VFS: We solve TC-CLVFS as a convex program, TC-DLVFS as a MILP. For TC-DGVFS, we propose a 3-stage heuristic.
CONTINUOUS LOCAL VFS
throughput-constrained Continuous VFS with local VFswitches was proposed in [10] , where it is formulated as a convex program. However, it assumes that frequency is proportional to dynamic voltage, which is unrealistic. Instead, we use the frequency and dynamic voltage relation in Equation 7 and restrict the frequency due to limits of the dynamic voltages of the system. The VFS problem can still be formulated as a convex program, and an optimal solution can be found in polynomial time complexity [11] .
Problem 6.1. Throughput-Constrained Continuous Local VFS (TC-CLVFS) is a TC-VFS problem where the frequency set includes all frequencies within a fixed range and each processor has its own VF-switch.
The following TC-CLVFS formulation minimizes the total dynamic energy consumption by finding the optimal executing frequency for each task. π(i) is processor mapped to task i, while f (i) and v(i) are its working frequency and dynamic voltage level, respectively. Function p(π(i), f (i)) indicates the power dissipation of task i running with frequency f (i) on the mapped processor π(i). For each task i, the number of clock cycles nc(i) remains unchanged while performing VFS [14] . The execution time of task i is represented as
. The optimization has to comply to the precedence constraints, the voltage-frequency relations and the constraints on the supported voltages for each processor on the system. For the non-scalable tasks VS, frequency level is equal to the base frequency. Since the voltage and frequency relation we use here is a convex function, the formulated problem is still a convex programming problem.
TC-CLVFS algorithm
Notice that in the above formulation, only task mapping and ordering (represented as E ES) from a static schedule are enforced, which means that the formulation finds a new SPS by assigning the start times {s(i)|∀i ∈ V } and execution times { 
DISCRETE LOCAL VFS
In the previous section, we showed how continuous local VFS can be formulated as a convex programming problem, which can be optimally solved in polynomial time. This provides a theoretical lower bound on possible energy savings. However, real platforms can only support a limited number of discrete frequency and voltage levels. In [10] , the authors round up continuous VFS results to a set of discrete frequency levels in a real platform, but without guaranteeing optimality. In this section we first investigate the problem complexity of the throughput-constrained discrete VFS problem with local VF-switches. We can optimally solve this variant of TC-VFS by formulating a MILP program.
Problem 7.1. Throughput-Constrained Discrete Local VFS (TC-DLVFS) is a TC-VFS problem where the frequency set is finite and discrete, and processors scale operating frequency independently.
Theorem 7.1. Problem 7.1 is NP-hard.
Proof Sketch The Deadline-Constrained Discrete Local VFS (DC-DLVFS) problem is NP-hard [4] . By showing that DC-DLVFS can be reduced to a subset of TC-DLVFS in polynomial time, NP-hardness is proved.
In the following, we give a MILP formulation for TC-DLVFS. The goal is to optimally assign the cycles of each task to each frequency level, which consequently minimizes the total energy consumption. Energy consumption is given by the sum of energy dissipations associated with all taskfrequency pairs. We use the variable nc(i, f ) to represent the number of clock cycles that task i spends on frequency level f (f ∈ F ). Again precedence constraints must be respected. The number of clock cycles variable nc(i, f ) must be integers and the total clock cycle count of each task is constant. For non-scalable tasks, execution can only be done on the base frequency f b . Since all the constraints are linear, the pro-
gram is a MILP. MILPs are in general NP-complete [15] and require non-polynomial time to solve. However, by dropping the constraint that variable nc(i, f ) be integers, we get a tight approximation algorithm as a linear program, which can be optimally solved in polynomial time.
DISCRETE GLOBAL VFS
In the previous two sections, we solved TC-VFS problem variants that assume the platform has a dedicated VF-switch per processor. In many practical multiprocessors, however, a single global VF-switch is available to the whole multiprocessor due to cost and design simplification issues. In this section, we focus on that variant of the problem. Proof Sketch The single machine discrete time-cost scheduling problem [6] is maximal open and can be reduced to a subset of TC-DGVFS, with a single processor. Hence Theorem 8.1 holds.
With a global VF-switch, tasks running at the same time on different processors must switch frequency simultaneously. The crucial observation here is that we are scaling parallel blocks at a coarser granularity. By a Parallel Block (PB), we mean the shortest time interval of a schedule within which the set of running tasks remains constant. Consequently, the search for a VFS solution can be done in three stages: (1) find a blocked schedule with the shortest schedule length; (2) identify PBs in the schedule; (3) perform VFS for the schedule on PBs. The first stage finds a blocked schedule with the maximum amount of static slack. This slack will be used to stretch task executions. In the third stage, PBs extend their execution times under the original period constraint to save energy. Since in each block a different number of processors is active, we assign more slack to blocks where power dissipation is higher.
Lets illustrate this by recalling the example in Section 4. Our global discrete VFS algorithm works as follows: first, Fig. 3 is compacted using a source with a shorter period. The compact schedule ( Fig. 6(a) ) is then split into minimum periodic regions. Each region (Fig. 6(b) ) is further divided into PBs, which are then scaled as if each one executes on a single processor with a deadline constraint (40µs) converted from the original throughput requirement. Since the source task is nonscalable, PBs are scaled such that, after scaling, task S has the same execution time as in the original application graph (40µs for our example). Fig. 6(c) shows the scaling results: PB1 extends its execution to 20µs and PB2 is not scaled. The reduced energy is E = 1.2 + 3.2 + 0.54 = 4.94µJ. Our heuristic for TC-DGVFS is given in pseudo-code below. First, it finds a blocked schedule of parallel blocks with maximum global static slack at the end, by finding an SPS for the smallest period the graph (without the external source) can sustain.
Step 1 tries to shrink the source such that the resulting graph achieves the lower bound MCM of the SRDF G consisting only of processing tasks.
Step 2 computes an SPS for the resulting graph .
Step 3 identifies parallel blocks on the compact SPS, and Step 4 determines timing and power characteristics per block. Step 5 finds a VF level for each parallel block in the blocked schedule. This is accomplished by a MILP program (also shown below).
In the formulation above, nc(i, f ) is the number of clock cycles parallel block i spent on frequency f , while p pb (i, f ) is its power dissipation at frequency f . Stage 5. is identical to performing VFS for chained applications on a single processor. Since sources are non-scalable, the set of parallel blocks with the same spread source ς, P Bς , must sum up to Pseudo-code: TC-DGVFS algorithm --Find a compact SPS --Let G denote a copy of the original graph G, where
Compute a new SPS for the updated graph G --Identify parallel blocks PB 3: For any time t ∈ BS (blocked schedule from the SPS)
If Parallelism at t = parallelism at t + ∆t (∆t → 0) Register parallel block at t in PB Endif Endfor 4: For each parallel block j ∈ P B (parallel block set)
For each frequency level f ∈ F --power dissipations of all tasks i ∈ j p pb (j, f ) = 
the original execution time of source ς after scaling.
EXPERIMENTS AND RESULTS
We conducted experiments using four radio applications: WLAN, TDSCDMA, AM Radio and ChannelEq. The first two are taken from [9] , and both include throughput and latency requirements (modeled in the graphs). The radios are scheduled onto the modem platform. For WLAN and TDSCDMA, only 45% of the processor cycles are available to each, as these applications share processors using a TDM scheduler. The effect of the TDM scheduler on the response of each task is modeled in data flow with the method proposed in [9] . The technology dependent parameters of the processors correspond to a 45 nm process. Energy consumption comparisons assume that if VFS is not applied, processors switch off when inactive with zero consumption and consume at the highest frequency when active. We used two solvers. For TC-CLVFS (a convex program), we use LINGO [2] . For MILP we used GLPK [1] .
We evaluate our VFS techniques for all four radios. The results are shown in Table 3 and Fig. 7 . We run all 3 variants. The discrete algorithms use 5 frequency levels. The set of frequency levels is a geometric series with a common ratio of 2. 
Figure 7: Comparison of TC-VFS algorithms
For WLAN and TDSCDMA, the results show that our algorithms significantly reduce energy consumptions. For WLAN, the TC-CLVFS algorithm saves 29% energy, while the TC-DLVFS and TC-DGVFS algorithms save 28% and 16%, respectively. The energy reductions for these applications are due to large amounts of static slack. The results for AM Radio and ChannelEq show that, for applications with tight schedules (i.e. few static slack), energy saving differences among algorithms can be significant. For AM Radio, the TC-CLVFS algorithm saves 10% energy, while the TC-DLVFS and TC-DGVFS algorithms save 6% and 1%, respectively. When there is few static slack, the continuous algorithm goes through a stage when energy reduces dramatically due to the convex relation between power and frequency, while the discrete local algorithm has to assign most of the clock cycles to the highest frequency level, which saves energy poorly. Moreover, the performance of our discrete global algorithm further depends on how much global static slack exists in a compact schedule (recall Section 8). Since AM Radio works mainly in a chained fashion under a tight schedule, the discrete global algorithm cannot efficiently use static slack compared to the discrete local algorithm. Thus, local VF-switches have clear advantages.
The second set of experiments (Table 4) compares our TC-DLVFS algorithm versus the technique proposed in [10] , which uses discrete frequency levels by rounding up the results of a continuous VFS algorithm, i.e., the frequency per task is conservatively rounded up to its closest available frequency. The results show that the rounding heuristic can cause severe loss of savings. For WLAN, it almost saves no energy (1%) while our optimal TC-DLVFS algorithm reduces it by 28%. This is because many frequency levels obtained by the TC-CLVFS algorithm are between the highest two frequency levels, which the heuristic rounds to the highest frequency. For TDSCDMA, the heuristic and our TC-DLVFS algorithm save energy consumption by 33% and 36%, respectively. This supports our claim that directly addressing discrete frequencies by our TC-DLVFS algorithm can in some cases improve results substantially.
Finally, we evaluate the effects of the number of voltage levels on our discrete local and global VFS algorithms. We use 1 to 5 frequency levels, where 1 level means no VFS and n levels means that the highest n frequency levels in the system are used. Fig. 8 shows the results for both WLAN and TDSCDMA. We can see that energy consumption is reduced dramatically from 1 to 3 frequency levels, and continues to decrease slightly after that. This is due to the convex relation between energy consumption and frequency [21] . Energy consumption increases dramatically fast when frequency is high, thus the majority of energy savings are done through the initial stages of scaling down frequency. 
CONCLUSION
Throughput-constrained VFS problems are different from deadline-constrained VFS in that they have to deal with infinite schedules, cross-iteration dependencies and both deadline and throughput constraints. We studied throughputconstrained VFS variants, evaluating the impacts of continuous or discrete frequency levels, and of local VF-switches per processor against a global VF-switch. We demonstrated that convex programming and mixed integer linear programming can be used to solve these problems. We studied the complexity of the problem variants, concluding that the discrete local variant is NP-hard, and that the discrete global variant has maximal open complexity.
The experiments we conducted on transceivers running on our reference modem architecture showed that our proposed VFS algorithms can effectively reduce energy consumptions, up to 28% for discrete local VFS, and 16% for discrete global VFS when compared to a on/off energy saving policy. We have also established that there is in some cases a considerable advantage in terms of energy savings, when using local VF-switches instead of a global VF-switch.
As future work, we intend to focus on addressing VFS for data flow graphs with conditional behavior, such as the Mode-Controlled graphs proposed in [9] , and on optimizing VFS for self-timed task synchronization, instead of relying on fully static schedules.
